Abstract-The historical evolution of gate stack technology for silicon devices is reviewed to provide insight on the challenges in this technology for scaled nanoscale CMOS devices and non-Sibased devices.
INTRODUCTION
The physical scaling of Si-based devices is reaching its end, and the new era of technology evolution using material and device innovations for nanoscale devices is daunting. In the future, the silicon planar CMOS devices that have been used for more than five decades will evolve into a form incorporating new structures such as nanowires, carbon nanotubes (CNTs), and other high transport channel materials.
Yet the majority of new nanoscale devices beyond planar Si CMOS will still use some kind of three-terminal device, wherein a signal transfer between two terminals is controlled by a third terminal, because a similar circuit topology with existing Si technology might be necessary during the transition phase. Also, since the existing infrastructure of electronic devices will remain charge-controlled devices, the interface between novel and existing devices will likely be charge-based. To minimize energy consumption in future core devices and I/O devices, some form of advanced gate stack technology will be required.
Recently, the successful development of high-k dielectrics that match the performance of conventional SiO 2 -based gate dielectrics has motivated research towards its application in non-silicon channel devices or other nanoscale devices. Considering that it has taken a decade to develop an alternative gate stack for scaled silicon devices, the new gate stack technology will clearly be a major huddle when implementing future nanoscale devices. This paper will briefly review progress in gate stack technologies being investigated for nanoscale Si CMOS devices and beyond to provide insight into future challenges.
II. GATE STACK FOR NANOSCALE CMOS Over the last four decades, the performance of the modern CMOS device has been improved primarily by physical scaling as shown in Fig.1 whereby the thickness of the gate oxide is scaled approximately 0.75 times per each technology generation [1] . Since 2002, the scaling of gate oxide has slowed down from its historical pace at an equivalent oxide thickness (EOT) of ~1 nm because of issues such as process controllability, high leakage current, and reliability limitations. To avoid excessive degradation of short channel effects, the scaling of gate dielectric using an alternative gate stack should be resumed around the 32 nm node (~2008). Even though the need for an alternative gate stack has long been evident, it has taken more than a decade to come up with a leading alternative gate dielectric, hafnium-based oxides, including HfO 2 and HfSiO x .
In the mid-90s, the qualities of high-k dielectric were dubious as described in numerous publications. However recently, very high mobility values almost matching that of nitride oxide have been achieved at an EOT of ~1 nm [2] . The key breakthroughs that enabled such an enhancement in mobility were 1) new test methods to understand the transient charging behaviors in high-k devices [3] [4] [5] and 2) scaling of the high-k thickness below the tunneling limit to eliminate residual tunneling carriers in the high-k layer [6] . Scaling trend of gate oxide thickness over the past five technology generations from the 0.18 μm to 65 nm node [1] . Experimental data on gate length (L gate ) and equivalent oxide thickness (EOT) are collected from device papers presented at major technical conferences and projected values is based on 2005 ITRS.
Finding the proper electrode materials to replace polysilicon gate has been another big challenge. Progress in this area was slow because the physics associated with a metal/high-k dielectric interface was not been well understood. However, lanthanide doping on HfO 2 has become more widely accepted as a major candidate to replace n+ polysilicon gate [7] . Replacement of p+ polysilicon seems to be more difficult because of the charge exchange between the high-k dielectric and metal electrode, and many alternative approaches are still being evaluated.
Reports on the reliability aspect of this new gate stack started to surge in 2003. However, the fundamental difference in reliability between a metal/high-k stack and poly/SiO 2 stack has not been fully understood. A few preliminary studies suggest that the reliability phenomena specifically associated with interfacial SiO 2 , such as a negative bias temperature instability (NBTI), will be similar to that of SiO 2 [8] and the reliability characteristics of the bulk HfO 2 layer, such as the breakdown mechanism and hot carrier damage, might be quite different from SiO 2 [9] .
Many technical challenges remain that can delay implementation even after a decade of intensive research. The experience from gate stack research for silicon devices shows that a systematic approach, starting from material research to electrical test methods, is necessary to accelerate the development and implementation of new materials.
III. GATE STACK TECHNOLOGY FOR THE 22 NM NODE AND BEYOND
It is still controversial whether planar CMOS devices can be a practical option for 22 nm and beyond due to dopant fluctuations, control of short channel effects, and other problems. CMOS devices in nanoscale dimensions may need novel device structures to enhance electrostatic control, such as multi-gate MOSFETs (including FinFETs) or nanowire devices including carbon nanotube (CNT) MOSFETs, but the limitations these devices have yet to be overcome when it comes to actual device fabrication. Thus, a high transport channel substrate might be needed to bridge the gap between planar and non-planar devices. Table 1 summarizes possible evolution paths for the gate stack technology for nanoscale devices. According to Table 1 , another major change in gate stacks might emerge in two to three technology nodes (i.e., in less than 6-9 years) when novel nanoscale devices or alternative channel materials are required. Thus, various high transport channel materials such as Ge, GaAs, and InP are being investigated and MOSFETs with these channel materials already have been demonstrated. Ge pMOS especially is getting more attention in recent years. The advantage of Ge pMOS in terms of carrier mobility is apparent as shown in Fig. 2 (a) . Many Ge MOSFETs have been demonstrated using high-k gate oxides such as GeON, Al 2 O 3 , ZrO 2 , and HfO 2 [1] . The EOT of a Ge MOS capacitor has been scaled to 5.6Å and the lowest Dit of 8x10 11 -1x10 12 /cm 2 -eV has been acheived at an EOT of 7.5 Å because the formation of interfacial oxide could be suppressed when a high-k dielectric is deposited on Ge or GaAs substrates [10, 11] .
However, recent reports show that Ge MOSFETs still need Si caps to improve the quality of the dielectric interface, basically to keep the gate stack technology similar to that of silicon devices. Even with Si capping, the quality of gate dielectric has not been matched with Si channel devices as shown by the dispersion of CV curves (Fig.2 (b) ). Also, since a SiO 2 interfacial layer increases the EOT, there will be a tradeoff between interface quality and scalability at EOTs <5 Å for the 22 nm node. The key challenge here is to find a non-SiO 2 interfacial layer for a high performance gate stack yet.
The challenge for III-V MOSFETs is slightly different than for Ge pMOS. The native oxide of GaAs induces Fermi-level pinning and D it as high as ~10 13 cm 2 eV 1 [12] , but with a proper passivation layer such as a Gd 2 O 3 interface, a low D it value was demonstrated. However, thick EOTs were reported. Thus, for GaAs MOSFETs, EOT scalability (<5 Å for the 22 nm node) is still a significant challenge.
CNT or nanowire devices have been investigated to achieve better gate control such as surrounded gate devices and more current drivability at the single device level [13, 14] . Among Si, Ge, GaAs, and CNTs studied for nanowire devices, CNTs especially provide a unique opportunity to use a deposited gate oxide because CNTs have naturally low interface states, while other nanowire devices have gate stack compatibility problems as in planar equivalent devices [14] .
(a) (b) Figure 2 .
(a) Hole mobility values reported in the recent literatures. Hole mobility lower than the silicon reference is due to severe degradation from the high-k dielectric. Note that all other work also used high-k dielectrics. (b) The capacitance-voltage (CV) curve of Ge pMOS fabricated with Si capping still shows some dispersion, but very high mobility value can be achieved.
Very well behaved devices have been reported, but with relatively thick high-k dielectrics (8 nm ZrO 2 on a CNT [15] and 20 nm HfO 2 on a CNT [16] ). Since CNT MOSFET studies are in the beginning phase, the electrical characteristics of the gate dielectric itself have not been thoroughly investigated, and the test methods for many basic parameters such as capacitance-voltage (C-V), mobility, or interface states are not well established yet. Overall, compared with the research on gate stacks for silicon MOSFETs, the research on MOSFETs with high transport channel materials or CNTs is still in a very early stage, even though the industry needs a solution for 22 nm gate stacks in 6-7 years.
IV. CONCLUSION In this paper, the status of alternative gate stack technology for nanoscale devices has been briefly reviewed. A metal gate/high-k dielectric gate stack will be implemented for silicon-based technology in the near future. However, research on gate stack technology for non-silicon channel materials such as Ge, GaAs, or CNT has been so limited that it can become a gating factor for future technology implementation.
